



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/840,386	04/23/2001	Yoshihisa Matsubara	NEKA 18.612	2510

26304 7590 07/09/2003

KATTEN MUCHIN ZAVIS ROSENMAN  
575 MADISON AVENUE  
NEW YORK, NY 10022-2585

EXAMINER
----------

VINH, LAN

ART UNIT	PAPER NUMBER
----------	--------------

1765

DATE MAILED: 07/09/2003

7

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/840,386

Applicant(s)

MATSUBARA ET AL.

Examiner

Lan Vinh

Art Unit

1765

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 13 June 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) 4-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3 and 12 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☒ Certified copies of the priority documents have been received in Application No. 09/840386.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

## **DETAILED ACTION**

### ***Election/Restrictions***

1. Applicant's election of Group I, claims 1-3, 12 in Paper No. 6 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohashi et al (US 6,376,345) in view of Matsuo et al (US 6,296,714)

Ohashi discloses a process for manufacturing semiconductor device comprises the steps of :

forming N-type region and P-type region on a substrate 1 (col 11, lines 20-22 ),  
forming wiring 28, 26 to connect the N and P-type region (col 11, lines 36-37; fig. 7)

performing a cleaning step of the semiconductor wafer in portion 160 using a weak alkaline chemical solution (col 12, lines 15-17, col 14, lines 5-8, fig. 7 shows that the upper surface of wiring 28 is exposed during the cleaning step), which reads on

Art Unit: 1765

performing a processing step on a semiconductor substrate on which the upper surface of the wiring is exposed using a liquid

illuminating the semiconductor wafer/substrate during the cleaning/process step (col 17, lines 26-29), which reads on radiating light on the semiconductor substrate when performing the cleaning/process step

Unlike the instant claimed invention as per claim 1, Ohashi does not specifically disclose illuminating/radiating light having wavelength of 500 nm to less than 1 microns on the semiconductor substrate

However, Matsuo discloses a method of washing semiconductor substrate comprises the step of radiating light having wavelength of 500 nm to 900 nm on the semiconductor substrate during washing/cleaning (col 6, lines 51-53)

Since both Ohashi and Matsuo are concerned with the step of illuminating the semiconductor substrate during cleaning, one skilled in the art would have found it obvious to modify Ohashi's method by radiating light having wavelength of 500 nm to 900 nm on the semiconductor substrate during washing/cleaning as per Matsuo because according to Matsuo when light is irradiated at the washing, a wavelength of light to be irradiated to the semiconductor substrate is preferably 500-900 nm thus an effect of removing metal impurities near the surface of the substrate is heightened (col 6, lines 54-63)

Regarding claim 3, Ohashi discloses that the cleaning/processing step is performed after a CMP (chemical mechanical polishing) step (col 16, lines 5-18)

Art Unit: 1765

4. Claims 2, 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohashi et al (US 6,376,345) in view of Matsuo et al (US 6,296,714) and further in view of Klebanoff (US 6,169, 652)

Ohashi as modified by Matsuo has been described above. Unlike the instant claimed invention as per claim 2, Ohashi and Matsuo do not disclose that the processing/cleaning step is performed in a state in which the semiconductor substrate is grounded.

However, Klebanoff, in a method of using different chucks to hold semiconductor wafer during processing, teaches maintaining/controlling the semiconductor substrate at zero voltage (ground potential ) during processing (col 3, lines 15-17)

Since both Ohashi and Matsuo are concerned with the step of cleaning the semiconductor substrate, one skilled in the art would have found it obvious to modify Ohashi and Matsuo method by maintaining/controlling the semiconductor substrate at zero voltage (ground potential ) during processing as per Klebanoff because Klebanoff states that employing a voltage-controlled electrostatic chuck will significantly reduce the likelihood of contaminant deposition on the substrate (see abstract).

Regarding claim 12, Ohashi discloses that the cleaning/processing step is performed after a CMP (chemical mechanical polishing) step (col 16, lines 5-18)

Art Unit: 1765

***Conclusion***

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lan Vinh whose telephone number is 703 305-6302.

The examiner can normally be reached on M-F 8:30-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Benjamin Utech can be reached on 703 308-3836. The fax phone numbers for the organization where this application or proceeding is assigned are 703 872-9310 for regular communications and 703 872-9311 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 308-0661.



LV  
July 2, 2003